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 
Abstract—The continued use of high-voltage thyristor 
devices in industry and their increased use in high-voltage 
dc transmission systems call for more attention to the 
properties of these devices. One of the important thyristor 
parameters is their turn-off time tq, which can be a limiting 
factor when applying thyristors at elevated switching 
frequencies. Hence, the accurate measurement of tq and 
its variation versus the operating conditions remains a 
crucial task for thyristor converters operating at elevated 
switching frequencies. In this paper, a proper test circuit 
for measuring this parameter with a high level of accuracy 
has been designed and built. Owing to the test circuit 
specificity, the variation effects of several electrical and 
physical constraints, such as the forward current, IF, the 
reverse applied voltage, VR, the operating temperature, To, 
and the ramp rate of the forward reapplied voltage, dVD/dt, 
on the tq parameter of Thyristors are also studied and 
analyzed based on the physics of semiconductor devices 
and associated simulations. 
 
Index Terms— Finite element method (FEM), modeling, 
simulation, thyristors. 
I. INTRODUCTION 
ILICON (Si) Thyristors continue to be largely used in high 
power applications [1]–[4], such as the High-voltage 
direct-current (HVDC) power systems. These HVDC power 
systems are exposed to a high risk of failures by their 
predisposition to lightning strikes or short circuits. Due to its 
robustness against surges induced by lightning strikes, 
thyristors are among the most suitable components to be used 
in HVDC power systems and line commutated converters [4]–
[10]. However, one of the limiting factors for thyristors 
operating at elevated switching frequencies is their circuit-
commutated turn-off time tq, defined as the time from the 
instant of zero-current-crossing (at which the reverse recovery 
current begins to flow) until the instant when forward blocking 
voltage can be reapplied across the thyristor without turning it 
on. Knowledge of the turn-off time is mandatory in all hard 
switching power circuits as well as in circuits whose operating 
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frequency exceeds a few kHz. Immunity against parasitic 
triggering agents, such as a dVD/dt greater than the critical 
value, that increase the junction temperature are other 
important features. 
The accurate knowledge of tq is very important when 
thyristors are used in phase-commutated converters and a.c. 
converters. 
Some studies that focused on tq have been published in the 
literature [11]–[14], but most of them did not give sufficient 
details about the measurement procedure of tq. In addition, the 
tq value is only provided on datasheets for some commercial 
Thyristors for some operating conditions [15]–[17], whereas 
in [18], tq values are only given at room temperature and 
125°C and no further information is given about other 
measurement conditions. Also, no details are given for the tq 
measurement procedure of the commercial Thyristors in 
datasheets [15]–[18]. Therefore, in this paper, we intend to 
develop a novel approach to enable a measurement with a high 
level of accuracy for the turn-off time, tq, versus the main 
operating conditions imposed by the external circuit of the 
Thyristor as well as to analyze the tq parameter and its 
dependency on the main operating conditions using numerical 
device simulations. Section II describes the test circuit 
designed and built to accurately measure tq. In this section, the 
measurement procedure algorithm is also discussed in detail. 
A physics-based study of this parameter (tq) is the focus of this 
study. The critical levels of the hole density distribution and 
the hole current density distribution that enables the triggering 
of the Thyristor conduction process are obtained through the 
modeling and mixed-mode simulation of an adequate test 
circuit as described in section III. In section IV, a physical 
analysis of tq through a numerical simulation is given. There is 
also focus on the behavior study of tq as a function of the 
physical quantities imposed by the external circuit of 
Thyristor. In section IV, the tq dependencies of the device 
under test (DUT) as a function of the main physical quantities, 
such as the average on-state current (IF), the operating 
temperature (To), the reverse applied voltage (VR), and the 
ramp rate of the forward reapplied voltage (dVD/dt), imposed 
by the test circuit are also described, analyzed, and discussed 
based on the physics of the component. The paper concludes 
with section V. 
II. TEST SETUP FOR tq MEASUREMENT 
To accurately measure the tq of Thyristors, a test setup has 
been designed and built. The circuit of the test setup is given 
in Fig. 1.  
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Fig. 1. Schematic of the experimental circuit for the Thyristor tq 
measurement (VD= 27 V, R= 10 kΩ, C= 1µF, L1=54 mH includes an air-
core (4 mH) plus an iron-core (50 mH) inductors. L2~ 100 nH is a twist 
pair). 
 
TABLE I 
BASIC ABSOLUTE MAXIMUM RATINGS OF THE COMPONENTS AND MAIN 
SWITCHING CHARACTERISTICS OF THE DEVICES (RISE TIME, tr, TURN-ON 
DELAY TIME, tD(on), FALL TIME, tf, TURN-OFF DELAY TIME, tD(OFF) OF IGBT AND 
MOSFET AND REVERSE RECOVERY TIME, trr OF THE PIN DIODE) 
 
Devices Main Switching Characteristics 
(Typical) from datasheets 
Basic Absolute 
Maximum Ratings 
IGBT(FGL60N
100BNTD) 
tr 
320 
ns 
tD(ON) 
140 ns 
tD(OFF) 
630 ns 
tf 
130 ns 
1000 V, 60 A 
MOSFET 
(IRF740) 
tr 
25 ns 
tD(ON) 
15 ns 
tD(OFF) 
52 ns 
tf 
25 ns 
400 V, 10 A 
PiN Diode 
(MUR8100) 
trr 
50 ns 
1000 V, 8 A 
 
In this section, the operation of the designed test setup is 
also described in detail. 
The built test setup includes two dc-voltage sources and a 
dc-current source imposing the main conditions of the 
switching cell operation (VR, IF). An insulated gate bipolar 
transistor (IGBT) transistor, a PIN diode and a MOSFET 
transistor are also used as switches in the test circuit along 
with the DUT. The basic absolute maximum ratings and the 
main switching characteristics of these switches are given in 
Table I. 
The turn-on and turn-off transient behavior of DUT are 
mainly controlled by the MOSFET transistor instead of using 
a second thyristor as published in the literature [14], [19], and 
[20]. To obtain a pertinent thyristor turn-off for the accurate 
measurements of tq, a fast MOSFET transistor (IRF740) is 
chosen as a control switch. As the switching cell includes 
controlled switches, the characteristics of the driving circuit of 
the switch are important in terms of switching speed in order 
to control the dVD/dt of the DUT. A driving circuit delivering 
three synchronized pulses has been designed. The three pulses 
are applied to the gate of the IGBT transistor, MOSFET 
transistor, and the DUT. The detailed control timing diagram 
is shown in Fig. 2. 
The inductor, L1, is a wide-bandwidth aircore inductor that 
ensures a constant current during the switching cell operation. 
A similar inductor of a smaller value, L2, disconnects the 
IGBT of the switching cell during DUT transients. 
To measure the tq parameter of thyristors at a controlled 
temperature from an experimental point of view, it is 
necessary to limit the thyristor self-heating by using a very 
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Fig. 2. Experimental control signal for IGBT, MOSFET and the 
Thyristor gate. 
 
low recurrence operation. Indeed, due to its robustness, the 
IGBT transistor ensures the greatest part of the power 
dissipation that handles the IF forward current most of the time 
but it has no role for the DUT switching. Therefore, the 
MOSFET transistor, DUT, and PIN diode components are 
relieved by the IGBT transistor. The IGBT is turned off during 
about 200 µs every 100 ms. Once the IGBT transistor is turned 
off, the PIN diode is turned on to ensure the continuity of the 
current. The PIN diode will then be in a freewheeling 
operation mode, and the DUT is forward biased by a VD 
voltage plus the diode voltage drop. To stabilize the voltage 
supplied by the dc-voltage source, VD, a ceramic and 
polypropylene capacitor, C, is added in parallel with the 
voltage generator; however, during the PIN diode conduction 
phase, the VD voltage generator must consume energy when 
the capacitor is charged. Since the voltage source VD is not 
bidirectional in current, certain issues may arise at high levels 
of current; to mitigate this problem, a parallel resistance R is 
placed across the voltage source. 
 
 
A. The tq measurement procedure 
The tq parameter of the DUT is measured repetitively in a 
three-stage cycle as shown in Fig.3.  
First, a trigger pulse delivered by the driving circuit turns the 
DUT on, which is initially forward biased after having turned 
off the freewheeling diode. Thus, an IF forward current is 
established through the thyristor and a forward voltage drop, 
VTM, is obtained across its terminals. The second phase begins 
when a second pulse is applied to the MOSFET transistor gate, 
triggering its conduction mode during a time slot, Toff. This 
action connects the dc-voltage source, VR, across the thyristor 
such that the sudden reverse bias cuts off its IF forward 
current, and the total current flows through the MOSFET 
transistor. At the start of the thyristor reverse biasing, there is 
a fast-rising reverse current pulse that reaches a peak and 
decays, and the conduction mode of the DUT ceases 
temporarily. This reverse current is due to the recombination 
and evacuation of charges stored in the lightly doped region of 
the thyristor during its conduction phase. For the last step, a 
forward voltage is reapplied across the DUT with a ramp rate, 
dVD/dt, controlled by adding capacitors in parallel to the 
MOSFET transistor. This phase is initiated when the 
MOSFET transistor is turned off. 
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Fig. 3. Typical waveforms of current and voltage across the Thyristor 
during three transient phases for two possible behaviors (A and B). 
 
As shown in Fig. 3, two potential behaviors of the thyristor are 
distinguished. For the A and B behaviors, a lapse of time, Toff, 
is computed from the instant when the forward current crosses 
the zero value near the start of the reverse bias until the instant 
when the voltage across the thyristor becomes positive. For 
the B-behavior state, the thyristor conduction process is 
triggered when the forward reapplied voltage VD across the 
thyristor goes positive; however, under the same operating 
conditions except for a larger Toff, the thyristor remains turned 
off, as shown for the A-behavior state. The turn-off time, tq, is 
determined as the maximum time of Toff for which the first 
change is detected from B to the A behavior state by gradually 
increasing the Toff time. The main physical quantities imposed 
by the test circuit and affecting tq are defined in Table II. 
 
TABLE. II 
DEFINITION OF THE MAIN PHYSICAL QUANTITIES IMPOSED BY THE TEST 
CIRCUIT AND AFFECTING tq 
 
Parameters Definition 
IF Thyristor forward current 
To Thyristor operating temperature 
VR Reverse applied voltage across Thyristor during its turn-off transient 
behavior 
dVD/dt Ramp rate of the forward reapplied voltage across Thyristor 
 
B. tq measurement 
From an experimental point-of-view, a measurement 
procedure algorithm is developed to accurately measure the tq 
parameter of each DUT, as illustrated in Fig. 4.  
This measurement procedure includes three steps. In step 
#1, the DUT takes place in the test setup with the desired 
operating conditions (VR, IF, To, dVD/dt) such that dVD/dt < 
(dVD/dt)critical. Step #2 involves the Toff initialization with a 
very small value for which the B behavior state is valid for the 
DUT corresponding to the triggering of its conduction mode 
during the reapplication of the forward voltage, VD, across it.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 4. Measurement procedure algorithm 
 
Step #3 involves a progressive increase of Toff automatically 
due to the increase of the pulse width applied to the MOSFET 
gate, and the behavior state of the component is checked each 
time. Once the A behavior state of the thyristor is obtained for 
the first time, the tq value of the DUT is computed for the 
desired conditions of (VR, IF, To, dVD/dt) fixed at the 
beginning of the measurement procedure algorithm. The 
experimental current and voltage waveforms across the 
thyristor (2N6508G) during its transient behavior for the two 
values of Toff (Toff = tq and Toff slightly lower than tq) 
corresponding to the two behavior states are described in Fig. 
5. 
Under the operating conditions (IF = 2 A, VR = 100 V, 
dVD/dt = 980 V/µs and To = 27 °C), and when the pulse width 
applied to the MOSFET gate is slightly increased, the thyristor 
behavior state A occurs for Toff = tq instead of the behavior 
state B. Therefore, the tq parameter of the thyristor (2N6508G) 
is deduced when moving abruptly from the B behavior state to 
A for a change of 0.1µs for Toff. This leads to an accurate 
measurement of the tq (tq = 46.0 µs) of the thyristor 
(2N6508G) with a sensibility of 0.2%. From an experimental 
point of view, the current and voltage waveforms of the DUT 
are measured using two voltage probes and a current shunt. 
The designed and built test setup that measures tq offers the 
possibility to independently control all rates and amplitudes of 
the most influential electrical quantities. Compared to other 
recent research studies in the literature [21], [22], the test 
setup presented in this paper is efficient because of the direct 
control of IF, VR, dVD/dt, and To. 
To control To of the DUT, the experimental circuit is equipped 
with a thermal management unit, TP041AH, where the 
temperature is monitored by a thermocouple and controlled by 
a microprocessor regulating the air stream temperature with 
high stability and accuracy. From an experimental point of 
view and while keeping three parameters among (IF, VR, 
dVD/dt, and To) constant, the tq behaviors versus the fourth 
parameter could thus be studied for this paper. In this section, 
the tq measurement principle is described, and the test setup 
operation is discussed in detail. The device numerical 
simulation is of great importance for explanation and analysis 
of its behavior, as previously discussed in the literature for the 
Compute (tq= Toff) for DUT operating under 
the controlled conditions  
(VR, IF, To, and dVD/dt). 
No 
Step #1: The DUT takes place in the experimental 
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Fig. 5. Experimental A and B behavior states of DUT for (IF = 2 A, VR = 
100 V, dVD/dt = 980 V/µs and To = 27 °C) for two values of Toff (Toff = tq 
(non-triggering of Thyristor) and a Toff slightly lower than tq (Thyristor 
triggering)). (a) Experimental voltage waveforms across DUT for the 
two values of Toff. (b) Experimental current waveforms across DUT for 
the two values of Toff. 
 
thyristor turn-on [23]. To further study the physics behind the 
tq parameter, it is important to use finite element methods 
(FEM) simulators to simulate the thyristor behavior when a 
voltage is reapplied across it as it is nearing its turn-off phase. 
Indeed, the behavior of carrier distributions inside the device 
structure of the component for the two values of Toff (Toff = tq 
and Toff slightly lower than tq corresponding to the two 
behavior states, A and B) should be described and analyzed. In 
addition, to analyze and discuss the tq behaviors as a function 
of the physical quantities imposed by the experimental test 
circuit, a simulation of a stored charge density behavior versus 
the main physical constraints is also necessary. The modeling 
of the test setup, including the accurate modeling of physical 
phenomena governing the DUT operation, particularly during 
the three phases previously described, will thus be addressed. 
III. EXPERIMENTAL TEST CIRCUIT MODELING 
To obtain accurate simulated results, the same methodology 
developed in [24] and [25] for the parasitic wiring model of 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 6. Complete circuit model including a parasitic wiring model and 
probe models. 
 
the test setup is considered using the partial element 
equivalent circuit method [26]. The complete circuit model, 
which takes into account the self and mutual inductances of 
the layout, shunt, probe, and cable models, is shown in Fig. 6. 
In this figure, the mutual effects between inductances of the 
circuit are represented by arrows. Since the turn-on and turn-
off of the thyristor is mainly controlled by the MOSFET 
transistor, an advanced MOS2KP model developed in the 
literature [27] is considered in the test circuit modeling. As the 
experimental test circuit to be simulated includes several 
semiconductor devices, it is not clear whether the simulation 
of the complete experimental test circuit using the FEM could 
be supported due to simulation overhead costs; however, 
because it supports Mixed-Mode simulation, the experimental 
test circuit shown in Fig. 6 is implemented in the FEM 
simulator, DESSIS-ISE TCAD [28]. 
All of the components are simulated as equivalent circuit 
models except the thyristor device. For this DUT, the FEM 
model is used because on one hand, a high level of accuracy is 
required to obtain simulation results as close as possible to the 
experimental results. On the other hand, the behavior of the 
charge carrier distributions stored in the central region of the 
component during the reapplication of a forward voltage 
across it at the end of its turn-off phase is essential for the 
analysis of the physical phenomenon of the tq parameter of the 
thyristor. To meet these requirements, three commercial 
thyristors are selected to be used as reference devices for the 
simulation results. The design parameters of these thyristors, 
illustrated in Table III, have been accurately extracted using 
the approach described in the literature [29]. The thyristor 
design parameters are defined in Fig. 7. 
For the FEM modeling of the thyristor, the effective 
intrinsic density model established by Bennet Wilson [30] and 
the Philips unified mobility model proposed by Klassen et al. 
[31] are used. The temperature dependence is included for the 
lattice mobility [32], for the Shokley–Read–Hall lifetimes [33] 
and for the carrier intrinsic concentration [34]. The avalanche 
effects are also taken into account. The latter options are 
adequate for the simulation of power semiconductor devices. 
They are not discussed here since these issues are beyond the 
scope of this paper. 
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TABLE. III 
 
DESIGN PARAMETER VALUES AND BASIC ABSOLUTE MAXIMUM RATINGS OF 
THREE COMMERCIAL THYRISTORS UNDER TEST 
 
Thyristor 2N6508G 2N6397G BT153 
Maximum forward voltage 600 V 400 V 500 V 
Nominal current 25 A 12 A 5 A 
NB  (cm
-3) 2.3x1014 6x1014 4x1014 
WB (µm) 41 23 32 
Ng  (cm
-3) 1.95x1017 1.15x1017 1.4x1017 
Wg (µm) 4.2 6 5 
A (mm2) 35 28 33.6 
τ (µs) 9 5 8 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
(a) 
 
(b) 
 
Fig. 7. Simplified 2-D structure of the Thyristor. (a) 2-D structure of a 
Thyristor. (b) Thyristor doping profile from cathode to anode. 
 
 
The architecture in Fig. 7 is implemented using the 
graphical tool, MDRAW-ISE TCAD [35]. A meshing tool 
produces the necessary data for DESSIS-ISE TCAD, such as 
the doping profile and the geometric structure of the 
component. A fine meshing is accomplished in J1, J2, and J3 
junctions, as shown in Fig. 7(a). The Thyristor is turned on if a 
sufficient amount of holes is injected by the driven circuit in 
its P-gate region, leading to the triggering of the regenerative 
action necessary to its forward conduction mode [36]. 
This threshold amount of injected holes corresponding to a 
critical current of holes in the P-gate region is reached when 
the Thyristor forward current is exactly equal to the triggering 
current, IS, defined in Table IV. Once, this current level is 
reached, the charges stored in the lightly doped region of the 
Thyristor abruptly and considerably increase, thus reaching  
 
 
TABLE IV 
 
DEFINITION OF IS AND IH PARAMETERS 
 
Parameters Definition 
IS Triggering current of the regenerative action necessary for the 
forward conduction mode of Thyristor 
IH Thyristor holding current corresponding to the initiation point 
of the high level injection regime 
 
 
the high level-injection regime, while the forward current 
becomes equal to IH, which is defined in Table IV.  
The current IS is directly related to the tq parameter of the 
component. The critical levels of the hole density and the hole 
current density distributions inside the Thyristor geometric 
structure corresponding to the triggering current IS could be 
easily selected after having simulated the test circuit presented 
in Fig. 8(a) using DESSIS-ISE TCAD simulator. The IH and IS 
currents are shown in Fig. 8(b).  
As shown by the control timing diagram of the voltage 
pulse, VD and Vg in Fig. 8(a), the MOSFET is initially 
conducting, and the conduction process of the DUT is 
triggered by a fast ramp rate, dVD/dt. The MOSFET will then 
be used as a controlled resistor. Indeed, by gradually reducing 
the voltage magnitude applied to the MOSFET gate, the 
current crossing the DUT decreases. 
The simulated I-V characteristic of Fig. 8 shows the snap 
back region of the component. As presented in Fig. 8(b), the 
value of the device current IS can be deduced. This current 
value is totally independent from the VD value. This value is in 
good agreement with the experimental value. Using the 
experimental test circuit presented in Fig. 1, the regenerative 
action necessary for the forward conduction of the DUT is no 
longer maintained for any forward current IF<IS. For the IS 
current, the hole density distribution and the hole current 
density distribution inside the geometric structure of the DUT 
are simulated and given in Fig. 8(c). These critical levels of the 
hole density and the hole current density distributions will be 
used later as reference levels enabling the triggering of the 
regenerative action necessary to the Thyristor conduction 
process. 
IV. RESULTS AND DISCUSSION 
 
A. Physics-based analysis of tq 
The tq values of the commercial Thyristors under test 
obtained by simulation are almost identical to those given by 
the experiment as shown in Table V and as clearly illustrated 
for the Thyristor (2N6508G) in Figs. 9(a) and 9(a’).  
In datasheets of DUT, the dVD/dt, IF and VR conditions are 
not specified that may explain the disagreement between the 
typical values of tq from datasheets and the tq values extracted 
by experiment and simulation. The hole density distributions 
and their current density distributions inside the geometrical 
structure of the Thyristor (2N6508G) for various instants 
during the reapplication of a forward voltage across it for two 
cases (Toff = tq and Toff slightly lower than tq corresponding 
respectively to the A and B behavior states of the DUT) are 
simulated and given in Figs. 9(b), (b’), (c) and (c’). Once the 
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Fig. 8. Extraction of the critical hole density distribution and its critical 
current density distribution of the thyristor (2N6508G). (a) Simulated test 
circuit extracting IH and IS. (b) I-V characteristics. (c) Critical hole density 
distribution and its critical current density distribution of the Thyristor 
(2N6508G). 
 
Table V 
 
EXPERIMENTAL AND SIMULATED VALUES OF THE tq PARAMETER FOR THREE 
COMMERCIAL THYRISTORS OPERATING UNDER THE FOLLOWING CONDITIONS 
(VR = 100 V, To = 27 °C, dVD/dt = 980 V/µs and IF = 2 A) AND THEIR 
TYPICAL VALUES OF tq FROM DATASHEETS (To = 27 °C) 
 
Thyristors Typical value 
of tq(µs) from 
datasheets 
tq value 
(µs) 
experiment 
tq value 
(µs) 
simulation 
Error between 
simulation and 
experiment (%) 
2N6508G 15 46 45.65 0.7 
BT153 15 40.1 39.7 1 
2N6397G 15 30 29.6 1.3 
 
thyristor is reverse biased by the voltage generator (VR), an 
amount of charges stored in the Thyristor base region during 
its conduction mode is swept out; however, at instant t1, the 
time of the reapplication of the forward voltage across it, a 
residual amount of hole minority carriers still exists inside the 
component base region. Instant t0 corresponds to the end of the 
steady state reverse blocking. From instant t1, the voltage 
generator (VD) begins to be reapplied across the DUT with a 
ramp rate, dVD/dt, lower than the critical one. Therefore, the 
anode-base junction J3 and the cathode-gate junction J1 
become forward biased, while the gate-base junction J2 
becomes reverse biased. Also, an amount of hole carriers 
injected from the anode to the base region is added to the 
residual amount of the holes inside the thyristor base region. 
From instant t1 to t2, the voltage across DUT increases to reach 
exactly at instant t2, the forward reapplied voltage, VD, thus 
increasing the hole density injected from the thyristor anode 
region as illustrated in Fig. 9.  
The hole concentration gradient in the thyristor base region 
of the anode side is thus obtained From instant t2 to t4, the VD 
voltage is supported by DUT and the stored holes obtained in 
the component base region diffuse towards the reverse biased 
junction J2, where they are driven by the electric field 
extended through this junction into the thyristor P-gate region. 
For any instant greater than t4, if the critical level of the hole 
density and the critical level of its current density flowing 
from the base to the gate region of the thyristor are reached, its 
conduction process is triggered leading to the establishment of 
a high-level injection regime in the central region of the 
device, as illustrated at instant t6 in Figs. 9(a), (b) and (c). 
Otherwise, the thyristor remains in its off-state for any instant 
while keeping the forward reapplied voltage, VD, across it as 
shown in Figs. 9 (a’), (b’) and (c’). In this case, the hole 
density distribution and its current density distribution reach 
their maximum levels at instant t5. These maximum levels are 
below the critical levels. 
After having diffused along the thyristor epitaxial region, if 
a sufficient amount of holes arrives at the border of the space 
charge region extended through the reverse biased gate-base 
junction (J2), it will be driven by the electric field extended 
across this junction into the thyristor P-gate region. Therefore, 
this necessary amount of holes will automatically replace the 
threshold amount of holes intended to be applied by the 
thyristor driven circuit for the triggering of its conduction 
process. 
This necessary amount of holes injected from the base to 
the gate zone and automatically to the critical hole current 
density are reached exactly at the instant when I = IS. From 
this moment, the hole carriers stored in the lightly doped 
region of the component considerably increase, leading to its 
high-level injection regime. The forward voltage drop, VTM, 
and the forward current, IF, are established through the 
thyristor. 
It could be easily deduced that under the same operating 
conditions (IF, VR, dVD/dt and To) for DUT, during the 
reapplication of a forward voltage across it, the possibility of 
triggering is greatly dependent on the remaining amount of 
holes inside the device base region just at instant t1. That is 
why the lapse of time, Toff, should be long enough to avoid 
triggering the DUT by reducing the remaining amount of holes 
in the N-base region at instant t1. Hence, the injected holes
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Fig. 9. Behavior of the Thyristor (2N6508G) during the reapplication of a forward voltage across it under (To = 27°C, VR = 100V, dVD/dt = 980V/µs 
and IF = 2A) for two cases: (Toff slightly lower than tq (a, b and c) and (Toff = tq (a’, b’ and c’)). (a, a’) Comparison between experimental and 
simulated voltage waveforms across the Thyristor. (b, b’) Hole density distributions for various instants during the reapplication of a forward 
voltage across the Thyristor. (c, c’) Hole current density distributions for various instants during the reapplication of a forward voltage across the 
Thyristor 
 
through the J3 junction added to the residual ones in the base 
region and after diffusing along the component base zone do 
not reach a critical level and its current density do not reach a 
critical level for any instant during the reapplication of the 
forward voltage, as shown in Figs. 9(b’) and 9(c’). 
Consequently, by varying Toff, the tq value could be easily 
measured (tq = Toff) exactly when the first change is detected 
from the B to A behavior state of DUT.  
The remaining amount of stored holes in the N-base region 
of the thyristor just at instant t1 for Toff = tq and Toff slightly 
lower than tq are shown in Fig. 10. 
The tq of the thyristor depends on the design parameters of 
the device as well as the parameters related to the component 
operating conditions imposed by the test circuit [37]. 
The tq behavior study of the thyristor versus its design 
parameters is beyond the scope of this paper. The tq behavior 
as a function of the physical quantities such IF, VR, dVD/dt, 
and To, for the DUT are studied and analyzed in detail and 
discussed in a physical study using simulation results. A 
comparative study between the experimental and simulated 
results is performed 
 
B. tq versus dVD/dt 
A thyristor initially in its off-state, could be turned on without 
applying a current pulse on its gate when a forward voltage is  
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Fig. 10: Hole density distributions at instant t1, operating under the 
following conditions (VR = 100 V, To = 27 °C, dVD/dt = 980 V/µs and IF= 
2 A) for Toff= tq (non-triggering of the Thyristor conduction process) and 
Toff slightly lower than tq (triggering of the Thyristor conduction process) 
 
applied on its terminals with a ramp rate, dVD/dt, higher than 
(dVD/dt)critical [38]. Indeed, at the reapplication of the forward 
voltage across the thyristor, the anode-base and cathode-gate 
junctions become forward biased, while the gate-base junction 
becomes reverse biased. The triggering of the thyristor 
conduction process by dVD/dt is mainly due to the injection of 
a considerable amount of holes through the anode-base 
junction J3 in a short time inside the thyristor base region. 
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Fig.11. tq versus dVD/dt. (a) Experimental and simulated behavior of tq 
of DUT as a function of dVD/dt for (To = 27 °C, IF = 2 A, VR = 100 V). (b) 
Hole density distributions at instant t5 versus dVD/dt, across DUT 
(2N6508G) for (To = 27 °C, IF = 2 A, VR = 100 V and (Toff = tq for dVD/dt 
= 980 V/µs)) 
 
After diffusing along this lightly doped zone, this considerable 
amount of holes will be driven by the electric field extended 
through the gate-base junction J2 in the P-gate region of the 
component, replacing the necessary amount of holes that were 
intended to be injected by the gate driven circuit responsible 
for the triggering of the regenerative action required for the 
thyristor conduction process. Therefore, this threshold amount 
of holes injected through the J3 junction corresponds to a 
critical value of dVD/dt. The effect of the dVD/dt value (values 
lower than of the critical) on tq is selected to be studied in this 
paper. By varying dVD/dt under the operating conditions (IF = 
2 A, To = 27 °C and VR = 100 V), the tq behavior as a function 
of dVD/dt for the DUT are measured with the experimental test 
setup and plotted in Fig. 11(a). 
It can be observed that for each thyristor, the tq value 
decreases with the reduction of dVD/dt. It is also clear from 
this figure that the value of tq falls considerably at the low 
values of dVD/dt. Under the operating conditions (IF = 2 A, To 
= 27 °C, dVD/dt = 980 V/µs and VR = 100 V and Toff = tq), the 
simulated hole density distribution at instant t5 for the 
Thyristor (2N6508G) is given in Fig. 11(b) 
The hole density distribution is in its maximum position 
below the critical level. When dVD/dt is increased while the 
same value of Toff is maintained, the levels of the hole density 
and its current density at instant t5 become higher than those  
corresponding to the IS current, leading to the triggering of the 
thyristor conduction process. To avoid this change from the A 
to B behavior state of the component to measure the novel 
value of tq, Toff should be increased to decrease the remaining 
amount of holes in the base region of the thyristor at the 
reapplication of the forward voltage across it. This residual 
amount reduction of the holes in the lightly doped region of 
the component will compensate the increase of holes injected 
in this region through the J3-junction, due to the increasing of 
dVD/dt. This physically explains the growth of tq versus 
dVD/dt in Fig. 11(a). 
 
C. tq versus IF, To and VR. 
The behaviors of tq as a function of IF, To, and VR for the 
DUT are plotted in Fig. 12. it can be seen that the tq parameter 
is directly proportional to IF and To; however, it is inversely 
proportional to VR.  
When exactly Toff = tq and for a slight increase of IF or To, 
the hole density reaches the critical level, during the 
reapplication of the VD voltage across the thyristors, triggering 
the regenerative action required by the conduction process of 
DUT, leading to a change from the A to B behavior state of 
thyristor.  
As IF or To increase, the hole density and its current density 
increase above the critical levels, approaching those 
corresponding to the high-level injection regime. 
Consequently, the conduction process of DUT will be 
triggered faster. Since the amount of charges stored in the 
thyristor base region during its conduction mode is an 
increasing function of IF and To, the tq measurement approach 
of the thyristor should be performed again by gradually 
increasing Toff to reduce the remaining amount of holes in the 
thyristor base region at instant t1 to compensate its increase 
due to the increase of the stored charges during the thyristor 
conduction mode when IF or To are increased. Thus, the 
residual holes in the base region added to the holes injected 
through the anode-base junction J3 will no longer reach the 
critical level of hole density and the regenerative action 
necessary for the forward conduction mode cannot be 
triggered for Toff equal to the new value of tq. This physically 
explains why tq increases with IF and To as illustrated in Figs. 
12(a) and 12(b). 
This analysis, which highlights the tq behavior of thyristor 
as a function of IF and To, is validated by the good agreement 
obtained between the experimental and simulated results for 
the DUT as shown in Figs. 12(a) and 12(b). The tq behavior of 
thyristors as a function of IF and To should be thus considered 
for thyristor converters operating at elevated switching 
frequencies and high temperatures.  
When thyristors are turned off, the reverse applied voltage 
across them is mainly supported by the anode-base junction. 
An electric field will thus be established through this reverse-
biased junction and will be primarily extended on the side of 
the lightly doped base region. This field will sweep the stored 
charges that have been injected into the base region of the 
component during its conduction phase, creating a depletion 
zone from free charges inside this region. As VR increases 
during Toff, the charge evacuation process will be performed  
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Fig. 12. tq of DUT versus IF, To and VR. (a) Experimental and simulated 
tq of DUT versus IF, for (VR = 100 V, To= 27 °C, dVD/dt = 980 V/µs). (b) 
Experimental and simulated tq of DUT versus To, for (VR = 100 V, IF = 2 
A, dVD/dt = 980 V/µs). (c) Experimental and simulated tq of DUT versus 
VR, for (To = 27 °C, IF = 2 A, dVD/dt = 980 V/µs).  
 
 
faster, and the remaining amount of holes in the device base 
region at instant t1 will be decreased. 
For Toff slightly lower than the tq of the thyristor (2N6508G) 
operating under the conditions (IF = 2 A, To = 27 °C, dVD/dt = 
980 V/µs and VR = 100 V), the hole density distribution 
corresponding to the high-level injection regime at instant t6 is 
simulated in Fig. 13. 
Under the same operating conditions but with various 
values of VR, the distributions of hole density and its current 
density at instant t6 are also selected. It can be observed that at 
instant t6 and when VR is increased from 100 V to 200 V, the 
hole density considerably falls below the critical level. 
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Fig. 13. Hole density distributions at instant t6 versus VR, for the 
Thyristor (2N6508G) under (To = 27 °C, IF = 2 A, dVD/dt= 980 V/µs and 
Toff slightly lower than tq for VR = 100 V) 
 
The B behavior state is no longer valid for the component 
since its conduction process is no longer triggered. Therefore 
the measurement procedure should be performed again to 
measure the new value of tq when VR increases. Indeed, the 
lapse of time Toff should be decreased to increase the 
remaining amount of holes inside the geometrical structure of 
the thyristor at the reapplication of the forward voltage across 
it. This will automatically compensate for the reduction of the 
residual amount of holes due to the increase of VR. The 
simulated behaviors of tq as a function of VR for the DUT are 
then compared to those given by the experimental test circuit. 
A good agreement is obtained between these results as shown 
in Fig. 12 (c). The physical explanation in this section fit well 
with the experimental portion. It could be deduced from this 
section that when the VR voltage is increased, the thyristor’s 
ability to regain its turn-off capabilities is diminished. This 
fact must be taken into account in designing of thyristor 
converters operating at elevated switching frequencies. 
V. CONCLUSION 
In this paper we have defined a measurement approach of 
the tq parameter of thyristors. A test setup has been designed 
and built to accurately measure the tq parameter of thyristors. 
Owing to the experimental circuit specificity, we have studied 
the tq behaviors as a function of the electrical and physical 
quantities imposed by the test setup. All experimental results 
are analyzed with a high level of accuracy by simulation after 
having implemented the complete circuit model, including 
wiring and probe parasitics in the FEM simulator, DESSIS-
ISE TCAD.  
By using the complete model of the experimental test setup, 
including the accurate design parameters of three commercial 
thyristors selected as reference devices, we have analyzed the 
dependency of the thyristor parameter tq on the quantities IF, 
VR, dVD/dt, and To using a physics-based FEM model of 
commercially available thyristors.  
 The study is useful in developing multi-physics 
analytical models of Si thyristors often required to predict 
switching losses. It is thus intended to extend our study to a Si 
thyristor with higher breakdown voltage (kVs). The approach 
of the developed measurement procedure is devoted to Si 
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thyristors. Our future research task will be to extend the tq 
measurement procedure to Silicon Carbide thyristors. 
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